

100




FIG. 1A




FIG. 1B

150




FIG. 2




FIG. 3




FIG. 4

FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel
 20-bit serial
 40-bit extended
 20-bit serial

Control # Control
 Control # Control
 DSP, extensions/Shadow
 DSP # DSP

FIG. 6B

6-bit operand specifier

A 6-bit specifier is used in DSP extended instructions to access memory and register operands.

5	4	3	2	1	0
M/R					
0	0	ac-page			
0	1	gpr: r0-r15			
1	ptr: (r0) to (r15)				off

ereg

GPR

Mem[ptr[0-15]] || ptr[0-15] += offset1/offset2

Always postupdate

This allows access to data memory, ereg and GPR

- Bit 5 = 1: Use rX (X: 0-7) register to obtain effective memory address and post-modify the ptr field by one of two possible offsets specified in rX registers.
 $dmem[ptr], ptr = ptr + offset1, \text{ if } off = 0$
 $ptr = ptr + offset2, \text{ if } off = 1$
- Bit 5 = 0: Access ac-page or GPR

If Bit-4 is set to 0, then bits 3:0 control access to the general-purpose register file (r0-15) or to execution unit registers.

GPR	GPR Intr page	ac-page	ac intr page	ereg-Shadow DSP
R0	R0	A0	A0_i	A0
R1	R1	A1	A1_i	A1
R2	R2	T	T	T
R3	R3	TR	TR	TR
R4	R4			
R5	R5			
R6	R6			
R7	R7			
R8	R8			
R9	R9			SX1
R10	R10			SX1s
R11	R11			SX2
R12	R12_i			SX2s
R13	R13_i			SY1
R14	R14_i			SY1s
R15	R15_i			SY2
				SY2s

FIG. 6C

For shadow DSP instructions, the 3-bit specifier for operands is defined as follows:

2	1	0		2	1	0	
0	0	0	A0	0	0	0	A0
0	0	1	A1	0	0	1	A1
0	1	0	T	0	1	0	T
0	1	1	TR	0	1	1	TR
1	0	0	SX1	1	0	0	SY1
1	0	1	SX1s	1	0	1	SY1s
1	1	0	SX2	1	1	0	SY2
1	1	1	SX2s	1	1	1	SY2s
EREG1				EREG2			

FIG. 6E

Only the shadow DSP instructions can see the above modified page of execution unit registers.

4-bit operand specifier:

Memory operands: (rX), specifies an access out of the data memory to the execution unit for the function that needs to be performed. The address for the access is specified in the rX register in the general register file that hold the 14-bit pointer (16K of addressing) to memory, 5-bit signed offset or a 3-bit unsigned offset that can post-modify the address. In addition each pointer is typed for efficient SIMD processing and includes a permute control for rearranging data elements of a vector on the fly. The "pod" core can deal with 4-element 16-bit real vectors or complex data directly. This ability to manipulate memory data directly reduces the instruction width greatly and allows efficient signal processing.

(rX): Memory Address Registers

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
type				cb	x	permute				off1: (0-7)				off0: (-16 to 15)				ptr: pointer													

FIG. 6D

5-bit operand specifier:

The 5-bit specifier includes the 4-bit specifier for general data operands and the special purpose registers. It is used in RISC instructions.

4	3	2	1	0
0	spr: s0-s15			
1	gpr: r0-r15			

SPR		Intr page SPR intr page	
0	fu-ctl		fu-ctl_l
1	a-type		a-type_l
2	ps-ctl		ps-ctl
3	t-type		t-type
4	pl-ctl		pl-ctl
5	cb-ctl		cb-ctl_l
6	shuffle		shuffle
7	io-ptr		io-ptr
8	status		status_l
9	loop-ctl		loop-ctl
10	pcr		pcr
11	reserved		reserved
12	reserved		reserved
13	reserved		reserved
14	reserved		reserved

stack(8)

NOTE: All SPR registers are reset to all zeros at power on reset except for the PCR register.

FIG. 6F

DSP Instructions

	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
Multiply	1	0	0	PS	S	SX		SY		V/S	SA	DA		Sub-op						
														0	0	0				Nop
														0	0	1				Add
														0	1	0				Add
														0	1	1				Sub
														1	0	0				Sub
														1	0	1				Min
														1	1	0				Min
														1	1	1				Max
Add	1	0	1	PS	S	SX		SY		V/S	SA	DA		Sub-op						
														0	0	0				Nop
														0	0	1				Add
														0	1	0				AddSub
														0	1	1				Mul
														1	0	0				MuN
														1	0	1				Min
														1	1	0				Max
														1	1	1				CombAdd
Extremum	1	1	0	PS	S	SX		SY		V/S	SA	DA		Sub-op						
														0	0	0				Nop
														0	0	1				Ext
														0	1	0				Mul
														0	1	1				MuN
														1	0	0				Add
														1	0	1				Sub
														1	1	0				amax
														1	1	1				
type-match	1	1	0	PS	0	SX		SY						1	1	1				
nop	1	1	0	PS	0	1	1	1	1	1	1	1	1	1	1	1				
Permute	1	1	0	PS	1	Type		SY		0	ereg	1	1	1	1					Permute
Reserved	1	1	1	PS	1	SX		SY		SA	DA	V/S		Sub-op						

Control and specifier Extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mul	0	Pred	PL	Sat	Syt	Pre	LI	S	S	S	0	SA	DA	abn	0	0				

	0	Pred	PL	Sat	Syt	LI	Sub-ext	0	SA	DA	abn	0	0
							u	u	u	x			
							x	V/S	Pre	Fp			
							u	cd	Gx	Fp			

Nop (unndf)
 Mu/MuN
 Min/Max

Ext	0	Pred	PL	Sat	Syt	Pre	Gz	Sub-ext	0	SA	DA	abn	0	0
								U	Fp					
								Pre	U					

Add/sub
 Mul

	0	Pred	PL	Pcd2	Syt	Pcd1	0	ereg	Pre	0	0
--	---	------	----	------	-----	------	---	------	-----	---	---

Type/offset/permute extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	Pred	PL	x	Type: SX	Type: SY	0	SA	DA	x	0	1								
	0	Pred	PL	Pre	Permute: SX	Permute: SY	0	SA	DA	Pre	1	0								
	0	Pred	PL	Pre	Offset: SX	Offset: SY	0	SA	DA	Pre	1	1								

Type override
 permute override
 Offset override

Shadow DSP

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	Op	PL	op	SA	ereg1	DA	ereg2	1	SA	DA	Sub-op								

nop

	1	1	0	PL	0	x	x	x	Pre	x	x	x	0	SA	DA	1	1	1	1	1
--	---	---	---	----	---	---	---	---	-----	---	---	---	---	----	----	---	---	---	---	---

FIG. 6H

FIG. 6I

<Bit, Bits9-6> = V15 (Shift Amount)

Bit 5: 0=one req. 1=broadcast all four. Bit 4: 0=16-bit. 1=32-bit

 $\langle B43, B4513-10 \rangle \cong U15 : POS$

FIG. 6J

Extended Control

File: SignZero

A = PC relative
Bit 15 is continuation of inner LC

andp, orp, andorp, orandpx pz = (px relop py) relop pv)

FIG. 6K

MAC:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
SX																																								
PL																																								
PS																																								
RD																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								
VS																																								
U																																								
SA																																								







Figure 7








FIG. 9B




FIG. 10









FIG. 11

DATA TYPE

SP CONFIGURATION




SXA or SYA
 550 554

FIG. 12A

DATA TYPE


SP CONFIGURATION

1 x 4 R




2 1 x 16

1 x 8 R




2 1 x 16

1 x 16 R




2 1 x 16

1 x 32 R



2 11 x 16

1 x 40 R



2 11 x 16


SXM 552A-552B
OR
SYM 556A-556B

FIG. 12B


DATA TYPE

SP
CONFIGURATION


1x4C




1x8C




1x16C



1x32C



1x40C




SXA 550A AND SXA 550B
OR
SYA 554A AND SYA 554B


FIG. 12C

DATA TYPE


2x16C



2x32C



2x40C




SXA550A, SXA550B, SXA550C, AND SXA550D
 SYA554A, SYA554B, SYA554C, AND SYA554D

FIG. 12D

DATA TYPE


SP CONFIGURATION

1x4C




2 2x16

1x8C




2 2x16

1x16C




2 2x16

1x32C



2 2x16

1x40C



2 2x16

SXM552A AND SXM552B

OR


SYM556A AND SYM556B

FIG. 12E

DATA TYPE


SP CONFIGURATION

2x32C
OR
2x40C



2x16

2x16C



2x16

SXM552A, SXM552B, SXM552C, AND SXM552D

SYM556A, SYM556^{SR}B, SYM556C, AND SYM556D

FIG. 12F

Operand 1 Data Type: $N_1 \times S_1 R$
Operand 2 Data Type: $N_2 \times S_2 R$
Type Matching R: $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) R$

Fig. 13A

Operand 1 Data Type: $N_1 \times S_1 C$
Operand 2 Data Type: $N_2 \times S_2 C$
Type Matching C: $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) C$

Fig. 13B

Operand 1 Data Type: $N_1 \times S_1 R$
Operand 2 Data Type: $N_2 \times S_2 C$
Type Matching R+C: $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) C$

Fig. 13C

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	2 unit	4 unit	4 unit							
2x16 real	2 unit	2 unit													
1x16 cmpx	2 unit		4 unit												
4x16 real	4 unit			4 unit											
2x16 cmpx	4 unit														
1x32 real	2 unit														
2x32 real	4 unit														
1x32 cmpx	4 unit														
4x32 real															
2x32 cmpx															
1x40 real															
2x40 real															
1x40 cmpx															
4x40 real															
2x40 cmpx															


FIG. 14

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit		4 unit		1 unit	4 unit		4 unit		1 unit	2 unit		4 unit	
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cmpx															
4x16 real	4 unit			4 unit		4 unit			4 unit					4 unit	
2x16 cmpx															
1x32 real	1 unit	2 unit		4 unit		1 unit	2 unit		4 unit		1 unit	2 unit		4 unit	
2x32 real	4 unit	2 unit				2 unit	2 unit					2 unit			
1x32 cmpx															
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cmpx															
1x40 real	1 unit					1 unit			4 unit		1 unit				
2x40 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x40 cmpx															
4x40 real	4 unit		4 unit			4 unit			4 unit					4 unit	
2x40 cmpx															

FIG. 15A

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cmpx	2 unit		2 unit					2 unit			2 unit		2 unit		
4x16 real	4 unit			1 unit		4 unit			4 unit					4 unit	
2x16 cmpx	4 unit				4 unit					4 unit					4 unit
1x32 real	1 unit	2 unit				1 unit	2 unit	2 unit	4 unit		1 unit	2 unit	2 unit	4 unit	
2x32 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x32 cmpx	2 unit		2 unit			2 unit		2 unit			2 unit		2 unit		
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cmpx	4 unit				4 unit					4 unit					4 unit
1x40 real	1 unit		2 unit			1 unit		2 unit	4 unit		1 unit	2 unit		4 unit	
2x40 real	2 unit	2 unit				2 unit	2 unit				2 unit	2 unit			
1x40 cmpx	2 unit		2 unit			2 unit		2 unit					2 unit		
4x40 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x40 cmpx	4 unit				4 unit					4 unit					4 unit

FIG. 15 B



Data Type: $N \times S(R/C)$

FIG. 17




FIG. 18

DATA TYPE 1801

- 0000: 1x16 real
- 0001: 2x16 real
- 0010: 1x16 complex
- 0011: 4x16 real
- 0100: 1x32 real
- 0101: 2x32 real
- 0110: 1x32 complex
- 0111: 2x16 complex
- 1000: 4x32 real
- 1001: 2x32 complex
- 1010: 1x40 real
- 1011: 2x40 real
- 1100: 1x40 complex
- 1101: 4x40 real (only for local add unit operations)
- 1110: 2x40 complex (only for local add unit operations)
- 1111: Reserved

FIG. 19




FIG. 20




FIG. 21

$$X' = [SX_{10}, SX_{11}, SX_{12}, SX_{13}] \text{ e.g. } [x_0, x_1, x_2, x_3]$$

$$X'' = [SX_{20}, SX_{21}, SX_{22}, SX_{23}] \text{ e.g. } [x_4, x_5, x_6, x_7]$$

Where SX_{ab} : S=Source; a=delay; b=SP unit number (e.g. SP3, SP1, SP0; or termed u_3, u_2, u_1, u_0)

$$y' = [SY_{10}, SY_{11}, SY_{12}, SY_{13}]$$

$$y'' = [SY_{20}, SY_{21}, SY_{22}, SY_{23}]$$

Where SY_{ab} : S=Source; a=delay; b=SP unit number (e.g. SP3, SP2, SP1, SP0; or termed u_3, u_2, u_1, u_0)

FIG. 22A

shuffle Shuffle Control Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u3	u2	u1	u0	u3	u2	u1	u0	u3	u2	u1	u0	u3	u2	u1	u0	u3	u2	u1	u0	u3	u2	u1	u0	u3	u2	u1	u0	u3	u2	u1	u0
SY2S				SY1S				SX2S				SX1S																			

Units are connected to their nearest neighbors for shuffling the sources using the following bit diagram:

- 00 Unit N+1, SX1 = X' (right)
- 01 Unit N+1, SX2 = X'' (right)
- 10 Unit N-1, SX1 = X' (left)
- 11 Unit N-1, SX2 = X'' (left)

For example to shift the sources to the left by one:

3	2	1	0	From
2	1	0	3	Into

The bits should be 10101010 (\$AA)

FIG. 22C

FIR Filter $\begin{bmatrix} x_0 \\ x_1 \\ \vdots \\ x_N \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix} = x_0 y_0 + x_1 y_1 + \dots + x_N y_N$

Primary Stage

Cycle #

1

2

3

⋮

N

Primary Stage Computations

SP0

SP1

SP2

SP3

$$x_0 y_0 + \boxed{x_1} y_1 + \boxed{x_2} y_2 + \boxed{x_3} y_3$$

$$\boxed{x_4} y_4 + \boxed{x_5} y_5 + \boxed{x_6} y_6 + \boxed{x_7} y_7$$

$$\boxed{x_8} y_8 + x_9 y_9 + x_{10} y_{10} + x_{11} y_{11}$$

$$\vdots$$

$$x_{N-3} y_{N-3} + x_{N-2} y_{N-2} + x_{N-1} y_{N-1} + x_N y_N$$

Shadow Stage

Cycle #

1

No operation

2

No operation

3

4

⋮

N+2

Shadow Stage Computations

SP0

SP1

SP2

SP3

$$\boxed{x_1} y_0 + \boxed{x_2} y_1 + \boxed{x_3} y_2 + \boxed{x_4} y_3$$

$$\boxed{x_5} y_4 + \boxed{x_6} y_5 + \boxed{x_7} y_6 + \boxed{x_8} y_7$$

$$\vdots$$

$$x_{N-2} y_{N-3} + x_{N-1} y_{N-2} + x_N y_{N-1} + x_{N+1} y_N$$

$$\begin{bmatrix} x_1 \\ \vdots \\ x_{N+1} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

(Shuffle x' Left by one)

Subsequent Cycles

Primary Stage

Cycle #

N+1

⋮

2N

⋮

N+4

⋮

3N

$$\begin{bmatrix} x_2 \\ \vdots \\ x_{N+2} \end{bmatrix}$$

*

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

Shadow Stage

Cycle #

N+3

⋮

N+5

⋮

N+5

⋮

N+7

$$\begin{bmatrix} x_3 \\ \vdots \\ x_{N+3} \end{bmatrix}$$

*

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_4 \\ \vdots \\ x_{N+4} \end{bmatrix}$$

*

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_5 \\ \vdots \\ x_{N+5} \end{bmatrix}$$

*

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

⋮

FIG. 22B




FIG. 23A

FIG. 23A

FIG. 23B




FIG. 23




FIG. 23B

SPO
Shadow
Mux




FIG. 24A

$$\begin{aligned} X_0 &= SX_{10}, SX_{20} \\ X_1 &= SX_{11}, SX_{21} \\ X_3 &= SX_{13}, SX_{23} \end{aligned}$$

SP1
Shadow
Mux






$$\begin{aligned} X_1 &= SX_{11}, SX_{21} \\ X_2 &= SX_{12}, SX_{22} \\ X_0 &= SX_{10}, SX_{20} \end{aligned}$$

FIG. 24B



SP2 Shadow Mux



$$\begin{aligned} X_2 &= SX_{12}, SX_{22} \\ X_3 &= SX_{13}, SX_{23} \\ X_1 &= SX_{11}, SX_{21} \end{aligned}$$

FIG. 24C

SP3 Shadow Mux



$$\begin{aligned} X_3 &= SX_{13}, SX_{23} \\ X_0 &= SX_{10}, SX_{20} \\ X_2 &= SX_{12}, SX_{22} \end{aligned}$$

FIG. 24D




FIG. 25





FIG. 26

FIG. 2






FIG. 28

LOGICAL ADDRESS (# WORDS)	Logical BITS	ASSUME 8 BITS/WORD	Physical BITS	PHYSICAL ADDRESS (# WORDS)
MAX/8 - MOA = MAX/8 - 64K	MAX - 512K	MEM BLOCK D _N	MAX	MAX/8
MAX/8 - 128K	MAX - 1024K	MEM BLOCK C _N	MAX - 512K	MAX/8 - 64K
MAX/8 - 192K	MAX - 1536K	MEM BLOCK B _N	MAX - 1024K	MAX/8 - 128K
MAX/8 - 256K	MAX - 2048K	MEM BLOCK A _N	MAX - 1536K	MAX/8 - 192K
MAX/8 - 320K	MAX - 2560K		MAX - 2048K	MAX/8 - 256K
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
448K	3584K	MEM BLOCK D ₂	4096K	512K
384K	3072K	MEM BLOCK C ₂	3584K	448K
320K	2560K	MEM BLOCK B ₂	3072K	384K
256K	2048K	MEM BLOCK A ₂	2560K	320K
192K	1536K	MEM BLOCK D ₁	2048K	256K
(192K - 1)	(1536K - 1)	MEM BLOCK C ₁	(2048K - 1)	(256K - 1)
128K	1024K	MEM BLOCK B ₁	1536K	192K
64K	512K	MEM BLOCK A ₁	1024K	128K
OK	OK		512K	64K
			OK	OK

FIG. 29




FIG. 31





FIG. 32





FIG. 33A



BB
mm
mm
b
A





FIG. 34




202

3604L				3604R			
WLN					FF...F	RWLN	
.
.
.
WL4	18	19	1A	1C	1E	1F	RWL4
WL3	10	11	12	14	16	17	RWL3
WL2	08	09	0A	0C	0E	0F	RWL2
WL1	00	01	02	04	06	07	RWL1
	LWBC1	LWBC2	LWBC3	LWBC4	RWBC3	RWBC4	

SEQUENCE # START ADDRESS

3602
 OFF BOUNDARY ROW
 ADDRESS DECODER

FIG. 36A




00	01	10	11
	W1	W2	W3
W4	.	.	.
		W(N-1)	WN


HARDWARE DESIGNER'S VIEW

OFFSET PHYSICAL ADDRESS SPACE

FIG. 36C

FIG. 36B








FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 44A






FIG. 45





464

7
6
4
LIG.